load_card.pro 1.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172
  1. update=2019-05-13 14:32:55
  2. version=1
  3. last_client=kicad
  4. [general]
  5. version=1
  6. RootSch=
  7. BoardNm=
  8. [cvpcb]
  9. version=1
  10. NetIExt=net
  11. [eeschema]
  12. version=1
  13. LibDir=
  14. [eeschema/libraries]
  15. [pcbnew]
  16. version=1
  17. PageLayoutDescrFile=
  18. LastNetListRead=
  19. CopperLayerCount=2
  20. BoardThickness=1.6
  21. AllowMicroVias=0
  22. AllowBlindVias=0
  23. RequireCourtyardDefinitions=0
  24. ProhibitOverlappingCourtyards=1
  25. MinTrackWidth=0.2
  26. MinViaDiameter=0.4
  27. MinViaDrill=0.3
  28. MinMicroViaDiameter=0.2
  29. MinMicroViaDrill=0.09999999999999999
  30. MinHoleToHole=0.25
  31. TrackWidth1=0.25
  32. ViaDiameter1=0.8
  33. ViaDrill1=0.4
  34. dPairWidth1=0.2
  35. dPairGap1=0.25
  36. dPairViaGap1=0.25
  37. SilkLineWidth=0.12
  38. SilkTextSizeV=1
  39. SilkTextSizeH=1
  40. SilkTextSizeThickness=0.15
  41. SilkTextItalic=0
  42. SilkTextUpright=1
  43. CopperLineWidth=0.2
  44. CopperTextSizeV=1.5
  45. CopperTextSizeH=1.5
  46. CopperTextThickness=0.3
  47. CopperTextItalic=0
  48. CopperTextUpright=1
  49. EdgeCutLineWidth=0.05
  50. CourtyardLineWidth=0.05
  51. OthersLineWidth=0.15
  52. OthersTextSizeV=1
  53. OthersTextSizeH=1
  54. OthersTextSizeThickness=0.15
  55. OthersTextItalic=0
  56. OthersTextUpright=1
  57. SolderMaskClearance=0.051
  58. SolderMaskMinWidth=0.25
  59. SolderPasteClearance=0
  60. SolderPasteRatio=-0
  61. [pcbnew/Netclasses]
  62. [pcbnew/Netclasses/1]
  63. Name=Power
  64. Clearance=3
  65. TrackWidth=5
  66. ViaDiameter=0.8
  67. ViaDrill=0.4
  68. uViaDiameter=0.3
  69. uViaDrill=0.1
  70. dPairWidth=0.2
  71. dPairGap=0.25
  72. dPairViaGap=0.25